| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_SelectedInstanceHierarchicalPath=/FA |
PROP_Simulator=ISim (VHDL/Verilog) |
| PROP_SynthTopFile=changed |
PROP_Top_Level_Module_Type=HDL |
| PROP_UseSmartGuide=false |
PROP_UserConstraintEditorPreference=Text Editor |
| PROP_intProjectCreationTimestamp=2011-09-09T17:02:58 |
PROP_intWbtProjectID=51F31FA204684F4CBA3FC862E2443200 |
| PROP_intWbtProjectIteration=3 |
PROP_intWorkingDirLocWRTProjDir=Same |
| PROP_intWorkingDirUsed=No |
PROP_lockPinsUcfFile=changed |
| PROP_selectedSimRootSourceNode_behav=work.FA |
PROP_AutoTop=true |
| PROP_DevFamily=Spartan3E |
PROP_DevDevice=xc3s500e |
| PROP_DevFamilyPMName=spartan3e |
PROP_DevPackage=fg320 |
| PROP_Synthesis_Tool=XST (VHDL/Verilog) |
PROP_DevSpeed=-4 |
| PROP_PreferredLanguage=VHDL |
FILE_UCF=2 |
| FILE_VHDL=2 |